

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/839,013	04/21/2001	Leon Lee Chen	ADTST.021AUS	1329
7:	590 11/03/2004		EXAM	INER
MURAMATS Suite 225	SU & ASSOCIATES		CHAUDRY, M	IUJTABA M
7700 Irvine Center Drive			ART UNIT	PAPER NUMBER
Irvine, CA 92	2618		2133	
			DATE MAILED: 11/03/2004	4

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		09/839,013	CHEN ET AL.		
		Examiner	Art Unit		
		Mujtaba K Chaudry	2133		
Period fo	The MAILING DATE of this communicati or Reply	on appears on the cover sheet w	ith the correspondence address		
A SH THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICAT ansions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communicate, period for reply specified above is less than thirty (30) day a period for reply is specified above, the maximum statutory re to reply within the set or extended period for reply will, be the period for reply will.	FION. CFR 1.136(a). In no event, however, may a tion. s, a reply within the statutory minimum of thi y period will apply and will expire SIX (6) MOI by statute, cause the application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).		
Status					
1)[🛛	Responsive to communication(s) filed on <u>02 July 2004</u> .				
	his action is FINAL . 2b) This action is non-final.				
3)[Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
	closed in accordance with the practice u	nder <i>Ex part</i> e Q <i>uayl</i> e, 1935 C.[D. 11, 453 O.G. 213.		
Disposit	ion of Claims				
5)□ 6)⊠	Claim(s) 1-12 is/are pending in the appli 4a) Of the above claim(s) is/are we Claim(s) is/are allowed. Claim(s) 1-12 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction	ithdrawn from consideration.			
Applicat	ion Papers		,		
10)⊠	The specification is objected to by the ExThe drawing(s) filed on <u>02 July 2004</u> is/a Applicant may not request that any objection Replacement drawing sheet(s) including the The oath or declaration is objected to by	re: a)⊠ accepted or b)□ objecto to the drawing(s) be held in abeya correction is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d)		
	under 35 U.S.C. § 119				
12)	Acknowledgment is made of a claim for f All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International	uments have been received. uments have been received in A ne priority documents have beer	Application No		

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

1) Notice of References Cited (PTO-892)

Paper No(s)/Mail Date _

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

Attachment(s)

6) Other: _

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date.

5) Notice of Informal Patent Application (PTO-152)

DETAILED ACTION

Drawings

The corrected or substitute drawings were received on July 02, 2004. These drawings are accepted.

Response to Amendment

Applicant's arguments/amendments with respect to amended claims 1, 3, 4, 8 and 12 and previously presented claims 2, 8-7 and 9-11 filed July 02, 2004 have been fully considered but are not persuasive. The Examiner would like to point out that this action is made final (See MPEP 706.07a).

Applicant contends, "... (Rhodes reference does not teach) the use of the general purpose operating system and a hardware means to generate time critical triggers at a predetermined time defined by the device driver..." The Examiner respectfully disagrees. As stated in the previous office action, Rhodes teaches (col. 10, lines 27-66—col. 11, lines 1-32) that Burn-in stresses and vectors are test patterns and electrical signals that are provided to the DUT via the burn-in driver. Burn-in programs comprise profile of time, temperature and stress change provided during burn-in. Rhodes teaches (col. 4, lines 7-24) that a burn-in driver is an electronic device that provides the input, or stimulus, and monitors the output, to the DUT. A burn-in board (BIB) is a piece of hardware that provides both mechanical and electrical means of placing semiconductors in a burn-in chamber. A burn-in chamber is a physical enclosure that creates the burn-in environment. The chamber contains both the driver and BIB and may provide a harsh

environment for the DUT. The burn-in driver generates complex electrical signals, called vectors. Vectors are then placed in a group called a pattern. In a typical burn-in system, the patterns provide signals that toggle the internal circuitry of the DUT, which exercise the internal transistors of the DUT. The burn-in cycle is a combination of generated vectors, a temperature profile and the allotted time period. There are two important file types unique to the system. First, a project file is a complete collection of configuration and vector pattern information that is later downloaded to the driver 100. Two components comprise the project: a Pattern, a collection of signals and vectors at a given address channel; and Latched Settings or Static parameters, i.e., voltage and frequency, that are set only once for a particular driver. Second, a sequence file is a group of Events and Actions that duplicate or extend the burn-in driver board's capability by allowing quick re-configuration of the driver 100. The sequence allows the user to change DUT stresses based on time, temperature, or number of times that the test is run. Furthermore, Rhodes teaches (col. 20, lines 4-41) the goal of the sequence editor application 202 is to allow the user to create a sequence that exercises various features--i.e. voltage, frequency, etc.--of a particular driver type. The sequence editor 202 interacts with two other system software applications, the system controller 204 and the waveform editor 201. The sequence editor 202 takes the project file from the waveform editor 201 and places the information as an Action of a sequence. In this manner, the sequence editor application 202 creates a sequence file directly associated with the driver 100 tested by the system controller 204. The sequence editor 202 creates a sequence of events that tests the DUT under specific parameters over a given period of time. This application 202 allows for DUT testing in various controlled environments in one burn-in cycle. A sequence could be as simple as downloading a project or as complicated

as setting voltages, frequencies, idle settings, vector delays and loops to repeat the test. The sequencing concept is a very powerful idea. Sequencing can accomplish almost all processes relating to the driver system. The Applicants have amended the claims, which do not render them non-obvious over the prior art of record. For example, Rhodes teaches (Figure 1) a computercontrolled burn-in system which incorporates a universal driver system and which is controlled by operating software. In this system, the main computer 10 having a monitor 12, input keyboard 14, and printer 16 form the central control element for the system thereby forming the vehicle for executing the operating software. This software provides the required capabilities to develop the control sequences required by the system, to translate the control sequences into executable files of operational commands which are acted upon by the previously described hardware modules of the universal driver system and, to respond to and record the interrupt and data log requests generated by the system during the "burn-in" processes. As shown in FIG. 1, a data bus 18 forms an input-output data link to a multiplicity of burn-in ovens 20 with each oven having a data port 22, which provides two-way access to data bus 18. Each of the burn-in ovens 20 is an environmental testing chamber adapted to contain a number of circuit boards (commonly called "burn-in boards) each of which can house a number of electronic devices such as integrated circuits. The interior of burn-in oven 20 is accessed through door 21. Each burn-in oven has its own monitoring display 24 and manual and automatic controls 26. Associated with each of the burn-in ovens 20 but not shown is a multiplicity of the universal driver modules. Rhodes teaches (Figure 2) a simplified block diagram of a computer-controlled burn-in system which incorporates a universal driver system and which is controlled by operating software. In FIG. 2, an external computer 50 is coupled to a plurality of universal driver systems 100 via

computer bus 52. Each of the universal driver systems 100 is coupled to a burn-in board 500 by a plurality of input and output signal paths which provide the required digital and analog signals to properly control, exercise and monitor the devices under test (DUT's) that are mounted on each burn-in board. Output signal paths which couple from each of the universal driver systems 100 to a burn-in board 500 include power bus 115, analog bus 120 and vector/monitor bus 125. Input signal paths which couple from each burn-in board 500 to a universal driver system 100 include DUT monitors bus 127 and automatic programming bus 129. Each burn-in board 500 also includes an identification code means 501, which couples to the associated driver system 100 via automatic programming bus 129. Identification code means 501 allows each burn-in board 500 to be uniquely identified by the operating software, which is resident, and functioning in external computer 50 so that particular sets of stored instructions, and data can be-loaded into a particular driver system 100. These sets of stored instructions and data cause the reconfiguring of the electrical properties of the driver system 100 appropriate for the particular devices under test that are installed in the particular burn-in board 500 which is coupled to the driver system 100. Thus the electrical properties of the driver system 100 can be changed by the control exercised by the operating system software of the to meet the requirements of the particular devices under test that are installed in the particular burn-in board 500 which is coupled to the driver system 100 without any hardware change or reconfiguration as would be required for prior art driver systems.

Claim Rejections - 35 USC § 103

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rhodes (USPN 5557559). See office action, paper No. 4, below.

As per claims 1 and 8, Rhodes substantially teaches (title and abstract) a burn-in system for the accelerated life testing of semiconductor devices, of the type including a burn-in driver universally reconfigurable by computer control, a computer software system and method combining interactive systems for designing projects having data for reconfiguring the driver, designing test sequences having data for controlling semiconductor burn-in, designing oven chamber and driver and burn-in board configurations for use in burn-in control, controlling burn-in testing, diagnosing hardware problems, and providing system security. The software system of a multi-purpose computer controlled driver system functions with and controls the burn-in system hardware to accomplish the signal conditioning and testing during the same time period of a wide variety of devices quickly and efficiently with a minimum of system setups. Rhodes teaches (Figure 2) a simplified block diagram of a computer-controlled burn-in system which incorporates a universal driver system and which is controlled by operating software. In Figure 2, an external computer 50 (analogous to host computer of the present application) is

coupled to a plurality of universal driver systems 100 (analogous to device driver of the present application) via computer bus 52. Each of the universal driver systems 100 is coupled to a burnin board 500 by a plurality of input and output signal paths which provide the required digital and analog signals to properly control, exercise and monitor the devices under test (DUT's) that are mounted on each burn-in board. Output signal paths which couple from each of the universal driver systems 100 to a burn-in board 500 include power bus 115, analog bus 120 and vector/monitor bus 125. Input signal paths which couple from each burn-in board 500 to a universal driver system 100 include DUT monitors bus 127 and automatic programming bus 129. Each burn-in board 500 also includes an identification code means 501, which couples to the associated driver system 100 via automatic programming bus 129. Identification code means 501 allows each burn-in board 500 to be uniquely identified by the operating software, which is resident and functioning in external computer 50 so that particular sets of stored instructions, and data can be-loaded into a particular driver system 100. These sets of stored instructions and data cause the reconfiguring of the electrical properties of the driver system 100 appropriate for the particular devices under test that are installed in the particular burn-in board 500 which is coupled to the driver system 100. Thus the electrical properties of the driver system 100 can be changed by the control exercised by the operating system software of the present invention to meet the requirements of the particular devices under test that are installed in the particular burn in board 500 which is coupled to the driver system 100 without any hardware change or reconfiguration. Furthermore, Rhodes teaches (Figure 3) a block diagram of the universal driver system 100 and the primary controllable hardware device which is controlled by the computer system. In FIG. 3, a computer bus 52 (a bi-directional bus) couples

from an external computer 50 (see FIG. 2) to computer interface module 101. Computer interface module 101 contains address logic circuitry, which determines that driver data present on computer bus 52 is received by the correct one of a plurality of the universal driver system 100. Computer interface module 101 also contains the transceiver and select logic circuitry required to provide direction and control for data being transferred from external computer 50 to the particular modules which comprise universal driver system 100 and, conversely, for data being transferred from the particular modules which comprise universal driver system 100 to external computer 50. Computer interface module 101 is coupled to all of the plurality of other modules, which make up universal driver system 100 by system bus 102 (a bi-directional bus). System bus 102 comprises a plurality of signal paths for transmitting and receiving the data and control signals required to control and reconfigures the other modules, which make up universal driver system 100 of the present invention. Thus system bus 102 couples to power management module 103, system timing generation module 104, vector hold module 105, analog generation module 106, vector storage module 107, tri-state control module 108, automatic programming module 109, DUT monitoring module 110, and on-board status monitoring module 111.

Rhodes does not explicitly teach a hardware timer for producing an interrupt signal and the device driver to cause to start the test pattern upon receiving the interrupt signal as stated in the present application.

However, Rhodes teaches (col. 10, lines 27-66—col. 11, lines 1-32) that Burn-in stresses and vectors are test patterns and electrical signals that are provided to the DUT via the burn-in driver. Burn-in programs comprise profile of time, temperature and stress change provided during burn-in. Rhodes teaches (col. 4, lines 7-24) that a burn-in driver is an electronic device

that provides the input, or stimulus, and monitors the output, to the DUT. A burn-in board (BIB) is a piece of hardware that provides both mechanical and electrical means of placing semiconductors in a burn-in chamber. A burn-in chamber is a physical enclosure that creates the burn-in environment. The chamber contains both the driver and BIB and may provide a harsh environment for the DUT. The burn-in driver generates complex electrical signals, called vectors. Vectors are then placed in a group called a pattern. In a typical burn-in system, the patterns provide signals that toggle the internal circuitry of the DUT, which exercise the internal transistors of the DUT. The burn-in cycle is a combination of generated vectors, a temperature profile and the allotted time period. There are two important file types unique to the system. First, a project file is a complete collection of configuration and vector pattern information that is later downloaded to the driver 100. Two components comprise the project: a Pattern, a collection of signals and vectors at a given address channel; and Latched Settings or Static parameters, i.e., voltage and frequency, that are set only once for a particular driver. Second, a sequence file is a group of Events and Actions that duplicate or extend the burn-in driver board's capability by allowing quick re-configuration of the driver 100. The sequence allows the user to change DUT stresses based on time, temperature, or number of times that the test is run. Furthermore, Rhodes teaches (col. 20, lines 4-41) the goal of the sequence editor application 202 is to allow the user to create a sequence that exercises various features--i.e. voltage, frequency, etc.--of a particular driver type. The sequence editor 202 interacts with two other system software applications, the system controller 204 and the waveform editor 201. The sequence editor 202 takes the project file from the waveform editor 201 and places the information as an Action of a sequence. In this manner, the sequence editor application 202 creates a sequence file

directly associated with the driver 100 tested by the system controller 204. The sequence editor 202 creates a sequence of events that tests the DUT under specific parameters over a given period of time. This application 202 allows for DUT testing in various controlled environments in one burn-in cycle. A sequence could be as simple as downloading a project or as complicated as setting voltages, frequencies, idle settings, vector delays and loops to repeat the test. The sequencing concept is a very powerful idea. Sequencing can accomplish almost all processes relating to the driver system. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to include a hardware timer for producing an interrupt signal and the device driver to cause to start the test pattern upon receiving the interrupt signal as stated in the present application. This modification would have been obvious to one of ordinary skill because one of ordinary skill would have recognized that a timing device would have been necessary in order to start and stop the test routines.

As per claims 2-4, 7, 9 and 12, Rhodes substantially teaches, in view of above rejections, (col. 20, lines 4-41) a sequence allows the user to change DUT stresses based on time, temperature, or number of times that the test is run. Furthermore, Rhodes teaches the goal of the sequence editor application 202 is to allow the user to create a sequence that exercises various features--i.e. voltage, frequency, etc.--of a particular driver type. The sequence editor 202 interacts with two other system software applications, the system controller 204 and the waveform editor 201. The sequence editor 202 takes the project file from the waveform editor 201 and places the information as an Action of a sequence. In this manner, the sequence editor application 202 creates a sequence file directly associated with the driver 100 tested by the system controller 204. The sequence editor 202 creates a sequence of events that tests the DUT

under specific parameters over a given period of time. This application 202 allows for DUT testing in various controlled environments in one burn-in cycle. A sequence could be as simple as downloading a project or as complicated as setting voltages, frequencies, idle settings, vector delays and loops to repeat the test. The sequencing concept is a very powerful idea. Sequencing can accomplish almost all processes relating to the driver system.

As per claims 5 and 10, Rhodes substantially teaches, in view of above rejections, (col. 17, lines 18-65) a waveform editor application 201 supports a vast array of editing features for creating or modifying bit wise signals. The user can modify or program vectors to meet a specific need. Functions include ANDing, COMPLEMENTing, INVERTing, ORing, XORing, pulse generation, and address generation. The waveform editor 201 maintains project control (see FIG. 10) by requiring the user of the project information screen 232 to enter version number (at 233), the day the project was created or revised (at 234), the person who did the editing (at 235), and comments (at 236). The user can modify many features of the waveform. Some of these features may include: latched based features (e.g., frequency, voltage, idle settings), flat vectors, hold channels, sub vectors, tri-state control, and scan control. The user has the ability to create a digital channel, download the channels to a driver, and output the channels to a DUT as the drivers are run. The waveform editor 201 contains hold channels and flat vectors that are very simple to create and edit. In the system of the present invention, the user does not need extensive knowledge of the waveform editor 201 to modify or create a waveform. The modifications can be as simple as typing in a frequency or voltage change into the appropriate dialog box. The waveform editor display 208 graphically presents vector data in a timing diagram display. Various data points are displayed in waveform fashion with a different color

Art Unit: 2133 .

for each information channel (see FIG. 11). The creation or editing of waveforms is just as easy. The user just has to click on a bit in the flat vector screen 235 and the vector is quickly changed (see FIG. 12). The user can choose which number base to enter the information about a particular waveform from the list dialog box located in the upper right hand corner of the screen (see FIG. 13): hexadecimal, decimal, binary, or octal. The user can also view the data in an addressed or time based format. In the preferred waveform editor 201 the user can input test data using Intel@ HEX, ASCII and Motorola@ S-record format, directly from the simulators and testers. The data is inputted automatically and mapped directly to the system hardware. Channel swapping supports simple and efficient re-mapping of signal output channels to the BIB. When selecting the tri-state mode in real-time, the signals graphically depict the tri-state levels. This feature determines when groups of signals are in the tri-state mode without reference to signal mapping charts.

As per claims 6 and 11, Rhodes substantially teaches, in view of above rejections, (col. 23, lines 12-60) the user can monitor more than one DUT during the burn-in cycle. During test, the system controller 204 records information (i.e. errors, if the driver is initiated, how many DUTs are tested etc.) into a System Log File. The system reduces the steps of DUT monitoring. First, the user downloads the project to the driver 100. The driver 100 contains the test parameter information and the expected results of the test. The driver 100 is set in run mode. The driver 100 then sends the data to the DUT. Next, the information is received from the DUT. And last, the driver 100 compares the expected results with the results from the test. If the resultant information does not match the expected results the driver 100 records the mismatch as an error, otherwise the DUT passes.

The Examiner disagrees with the Applicant and maintains rejections with respect to amended claims 1, 3, 4, 8 and 12 and previously presented claims 2, 8-7 and 9-11. All arguments have been considered. It is the Examiner's conclusion that amended claims 1, 3, 4, 8 and 12 and previously presented claims 2, 8-7 and 9-11 are not patentably distinct or non-obvious over the prior art of record. See office action, paper No. 4, provided herein above.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiries concerning this communication should be directed to the examiner,

Mujtaba Chaudry who may be reached at 703-305-7755. The examiner may normally be reached

Mon – Thur 7:30 am to 4:30 pm and every other Fri 8:00 am to 4:00 pm.

Application/Control Number: 09/839,013

Art Unit: 2133

If attempts to reach the examiner by telephone are unsuccessful, please contact the examiner's supervisor, Albert DeCady at 703-305-9595. The fax phone number for the organization where this application is assigned is 703-746-7239.

Any inquiry of general nature or relating to the status of this application or proceeding should be directed to the receptionist at 703-305-3900.

Mujtaba Chaudry Art Unit 2133

October 28, 2004

GUY J. LAMARRE PRIMARY EXAMINER